Form PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.
10/735,355

APPLICANT: Zhongze Wang

FILING DATE
December 12, 2003

GROUP
2811

U.S. PATEN	Y SE	LADENTS					
Examiner's Initiats		Document Number	Oate	Name	Class	Subclass	Filing Date Il Appropriate
94	*	6,048,411	4/2000	Henley et al.	,		1
Qy	AB	6,071,783	6/2000	Liang et al.			
Qu	AC	6,091,076	7/2000	Deleonibus			
au	Α0	6,245,729	2/2002	Maszara			
CM	Æ	6,346,729	2/2002	Liang et al.		•	7
GU	AF.	6,358,791	3/2002	Hsu et al. FW54	Q F	721	105
Qu.	AG	6,403,485	6/2002	Quek et al.	7		
Au	AH	6,649,959	11/2003	Hsu et al.		/	
21	N	6,664,146	12/2003	Yu			
CM	۸ _	5005/00 BY 4884	4/2002	Sakaguchi		/	
M	AK	2002/0034844	3/2002	Yusukawa		7	
A	М	10/924,776		Ford			08/25/2004

OTHER RE	FERE	NCES (including Author, Title, Date, Pertinent Pages, Etc.)				
\bigcirc	AM	Bashir et al., Characterization of sidewall defects in selective epitaxial growth of silicon, 13 J. VAC. Sci.				
4		Теснnol. В, No. 3, pp. 923-927 (May/June 1995).				
\bigcirc	A4	Bashir et al., Reduction of sidewall defect induced leakage currents by the use of nitrided field oxides in				
90		silicon selective epitaxial growth, 18 J. Vac. Sci. Technol. B, No. 2, pp. 695-699 (March/April 2000).				
$\bigcirc n \lambda$	AO	Hammad et al., The Pseudo-Two-Dimensional Approach to Model the Drain Section in SOI MOSFETs,				
Apr.		48 IEEE TRANSACTIONS ON ELECTRON DEVICES, No. 2, pp. 386-387 (February 2001).				
SU	AP	Sivagnaname et al., Stand-by Current in PD-SOI Pseudo-nMOS Circuits, IEEE, pp. 95-96 (2003)				
All	100	Wang et al., Achieving Low Junction Capacitance on Bulk SI MOSFET Using SDOI Process, Micron Technology, Inc., 12 pages (pre-2004).				
EXAMINER	'W	uf M. Kelmed Sugust 212, 2005				
*EXAMINER: considered. It	initial if	reference considered, whether or not citation is in conformance with MPEP 509; Draw line through citation if not in conformance and not opy of this form with next communication to applicant.				

Form PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. MI22-2457	SERIAL NO. 10/735,355		
P EBOOF	ART CITED BY APPLICANT to several sheets if necessary)	APPLICANT: Zhongze Wang			
APR 1 4 7005		FILING DATE December 12, 2003	GROUP 2811		

U.S. PATE	17661	PADENTS.					· · · · · · · · · · · · · · · · · · ·
Examiner's Initials		Document Number	Oate	Name · ·	Class	Subdass	Filing Date If Appropriate
94	*	6,048,411	4/2000	Henley et al.			1
Qy.	A8	6,071,783	6/2000	Liang et al.			/
Qu	AC	6,091,076	7/2000	Deleonibus			/
QU	40	6,245,729	2/2002	Maszara			/
Chr	Æ	6,346,729	2/2002	Liang et al.			/
Au	AF	6,358,791	3/2002	Hsu et al. EV54	0 4	72	105
Pu	AG	6,403,485	6/2002	Quek et al.	70	16	3 3 ♦
Ay	М	6,649,959	11/2003	Hsu et al.			
211	~	6,664,146	12/2003	Yu		/	
M	~ _	a000 000 4864	4/2002	Sakaguchi		/	
3/1	AX	2002/0034844	3/2002	Yusukawa		1	· · · · · · · · · · · · · · · · · · ·
	. 44	10/924,776		Ford			08/25/2004

\mathbf{x}		Bashir et al., Characterization of sidewall defects in selective epitaxial growth of silicon, 13 J. VAC. Sci.
1		TECHNOL. B, No. 3, pp. 923-927 (May/June 1995).
Ju !	м	Bashir et al., Reduction of sidewall defect induced leakage currents by the use of nitrided field oxides in
		silicon selective epitaxial growth, 18 J. Vac. Sci. Technol. B, No. 2, pp. 695-699 (March/April 2000)
ML	AO	Hammad et al., The Pseudo-Two-Dimensional Approach to Model the Drain Section in SOI MOSFETs,
40		48 IEEE TRANSACTIONS ON ELECTRON DEVICES, No. 2, pp. 386-387 (February 2001).
PU	AP	Sivagnaname et al., Stand-by Current in PD-SOI Pseudo-nMOS Circuits, IEEE, pp. 95-96 (2003)
U	۸۵	Wang et al., Achieving Low Junction Capacitance on Bulk SI MOSFET Using SDOI Process, Micron Technology, Inc., 12 pages (pre-2004).
MINER	Mi	DATE CONSIDERED/ August 211, 2005